



## **FPG01: Essential Vivado Design Suite: 7-Series, UltraScale, US+, TCL, Static Timing Analysis, Design Constraints**

### **FPG01: Vivado fundamental: Serie-7, UltraScale, US+, TCL, Análisis estático de tiempos y restricciones de diseño**

**Language:** The working material is in English, but classes are in Spanish (available in English at In-Company)

**Who Should Attend?** Digital designers who have a working knowledge of HDL (VHDL or Verilog) and who are new to Xilinx FPGAs. Existing Xilinx ISE users who have no previous experience or training with the Xilinx PlanAhead suite and little or no knowledge of 7-series / UltraScale devices. Project managers of FPGA based design.

**Duration:** 16 h (2 days, 8 h/day).

**Prerequisites:** Digital design experience. Working HDL knowledge (VHDL or Verilog)

**Introduction:** This course offers essential training on the Vivado™ software tool flow. Describes main Xilinx device characteristics, Xilinx design constraints (XDC), static timing analysis (STA), good FPGA design practices (instantiate appropriate device resources, use proper HDL coding techniques, make good pin assignments), and how to use Vivado™ unified database. Synthesize, implement, and download a design. Simulate and debug the FPGA system.

#### **Skills Gained:**

- Take advantage of the primary 7-series and ultrascale FPGA architecture resources
- Vivado IDE design flows (project based and non-project batch)
- Use the Project Manager, Identify file sets (HDL, XDC, simulation)

- Analyze designs by using the cross-selection capabilities, Schematic viewer, and Hierarchical viewer
- Synthesize, implement and download an HDL design.
- Simulate (XSIM) and debug (Vivado Logic Analyzer) designs
- Analyze reports to a design (utilization, timing, power, etc.)
- Build custom IP with the IP Library utility
- Make basic timing constraints (create\_clock, set\_input\_delay, and set\_output\_delay)
- Use the essential Tcl-based commands.
- Analyze common STA (Static Timing Report) reports
- Identify synchronous design techniques

**Material:** Each student will have a computer with the development tools (Vivado 2016.x), documentation, repository whit exercises (and solutions) and a FPGA development boards for exercises that require it.

#### **Related Courses:**

HDL01: VHDL (HW Description Language) Logical Synthesis and Simulation for Xilinx FPGA design

FPG02: Advanced Vivado Design Suite: Static Timing Analysis and Design Constraints

FPG03: Advanced Vivado Design Suite: Advanced Tools and Techniques

#### **Other Xilinx Technologies courses:**

EMB01: Embedded Systems Design with Xilinx FPGA

EMB02: Advanced Features and Techniques of Embedded Systems Design



EML1: Build Linux Systems in Xilinx FPGA  
HLS1: High Level Synthesis using Vivado-HLS  
SDS1: SDSoc development environment

***Dates, location and registration:***

Please visit [www.electraining.org](http://www.electraining.org)

***Price:***

FPG01: 840 € Includes cafes and lunches

***Course Packs:***

HDL01 + FPG01: 1250 (-18%)

FPG01 + FPG02: 1440 € (-20%)

HDL01 + FPG01 + FPG02: 1880 € (-25%)

FPG01 + FPG02 + FPG03: 2070 € (-25%)

HDL01+FPG01+FPG02+FPG03: 2580 € (-25%)

***Additional discounts:***

Previous ElectraTraining course 5%

Prior Xilinx technology course in last year: 10%

More than one participant from the same company.

It is possible to use Xilinx Training Credits.