Ready for the FPGA design and Verification Seminar?

26th November 2024 | Escuela Politécnica Superior
Universidad Autónoma de Madrid (UAM)

DISCOVER THE FULL PROGRAM!

Are you an engineer specialized in FPGA design or FPGA verification?

Don't miss our appointment on November 26th, starting at 9:00 am
Escuela Politécnica Superior, Universidad Autónoma de Madrid

Seminar: Questa-Driven Verification Flow for High-Quality FPGA Design

In today's digital age, mastering FPGA design and verification tools is essential. This seminar offers cutting-edge knowledge and insights to keep you ahead. Enhance your expertise and stay at the forefront of technological advancements.

What will you learn in this seminar?

Morning Session
(In English)

*In our english morning session, we will unveil the latest EDA innovations, spotlighting **formal techniques** for top-notch design quality and showcasing cutting-edge tools like Siemens' Questa Design Solutions. We will begin with **linting**, **advanced linting**, and discuss **code coverage** closure.*

Speaker:

- **Rachid Laaris**, *Application Engineer in Electronic Design Automation (EDA) and HDL development at **Cadlog S.L.***
- **Faïçal Chtourou**, *European Application Engineer **Siemens EDA,** specialized in digital functional verification tools and methodology.*

Afternoon Session
(In Spanish)

*After our lunch, we will explore advanced test generation using **System Verilog**, delving into key concepts and their application. Additionally, we will introduce **UVM**, reviewing its structure and how to implement a UVM testbench to improve the quality and efficiency of verification.*

Speaker:

- **Gustavo D. Sutter**, *Associate Professor at the **Universidad Autónoma de Madrid** in the Department of Electronic and Communication Technology.*
- **Rafael Gadea Gironés**, *Associate Professor in the Department of Electronic Engineering at the **Universitat Politècnica de València.***
- **José María Monzo Ferrer,** *Associate Professor in the Department of Electronic Engineering at **Universitat Politècnica de València.***

Maintain your edge in the industry
Discover the complete program and secure your place now!

GET MORE INFORMATION